View M1Y1G64TU8HA0B-3C_3904517.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

m1u51264tu88a0f / m1u51264tu88a0b / m1y51264tu88a0b (green) m1u1g64tu8ha0f / m1u1g64tu8ha 0b / m1y1g64tu8ha0b (green) 512mb: 64m x 64 / 1gb: 128m x 64 unbuffered ddr2 sdram dimm rev 1.1 1 03/2005 ? nanya technology corp. nanya technology corp. reserves the right to change products and specifications without notice. 240pin unbuffered ddr2 sdram module based on 64mx8 ddr2 sdram features ? jedec standard 240-pin dual in-line memory module ? 64mx64 and 128mx64 ddr2 unbuffered dimm based on 64mx8 ddr2 sdram ? performance: pc2-3200 pc2-4200 pc2-5300 speed sort 5a 37b 3c dimm cas latency * 3 4 5 unit f ck clock frequency 200 266 333 mhz t ck clock cycle 5 3.7 3 ns f dq dq burst frequency 400 533 667 mhz ? intended for 200 mhz, 266mhz, and 333mhz applications ? inputs and outputs are sstl-18 compatible ? v dd = v ddq = 1.8volt 0.1 ? sdrams have 4 internal banks for concurrent operation ? differential clock inputs ? data is read or written on both clock edges ? bi-directional data strobe with one clock cycle preamble and one-half clock post-amble ? address and control signals are fully synchronous to positive clock edge ? programmable operation: - device cas latency: 3, 4, 5 - burst type: sequential or interleave - burst length: 4, 8 - operation: burst read and write ? auto refresh (cbr) and self refresh modes ? automatic and controlled precharge commands ? 14/10/1 addressing (row/column/bank) ? m1u51264tu88a0f ? 14/10/2 addressing (row/column/bank) ? m1u1g64tu8ha0f ? 7.8 s max. average periodic refresh interval ? serial presence detect ? gold contacts ? sdrams in 84-ball fbga package description m1u51264tu88a0f, m1u51264tu88a0b, m1y51264tu88a0b, m1u1g64tu8ha0f, m1u1g64tu8ha0b, m1y1g64tu8ha0b are 240-pin double data rate 2 (ddr2) synchronous dram unbuffered d ual in-line memory module (udimm), organized as a one-rank 64mx64 and two ranks 128mx64 high-speed memory array. modul es use eight 64mx8 (m1u51264tu88a0f) and sixteen 64mx8 (m1u1g64tu8ha0f) ddr2 sdrams in fbga packages. these dimms are manufactured using raw cards developed for broad industry use as reference designs . the use of these common design files minimize s electrical variation between suppliers. all n anya ddr2 sdram dimms provide a high-perform ance, flexible 8-byte interface in a 5.25? long space-saving footprint. the dimm is intended for use in applications operating up to 200 mhz (266mhz and 333mhz) clo ck speeds and achieves high-speed data transfer rates of up to 400 mhz (533mhz and 667mhz). prior to any access operation, the device cas latency and burst / length / operation type must be programmed into the dimm by address inputs a0-a13 and i/o inputs ba0 and ba1 using the mode register set cycle. the dimm uses serial presence- detect implemented via a serial 2,048-bit eeprom using a standard iic protocol. the first 128 byt es of serial pd data are programmed and locked during module assembly. the remaining 128 bytes are available for use by the customer.
m1u51264tu88a0f / m1u51264tu88a0b / m1y51264tu88a0b (green) m1u1g64tu8ha0f / m1u1g64tu8ha 0b / m1y1g64tu8ha0b (green) 512mb: 64m x 64 / 1gb: 128m x 64 unbuffered ddr2 sdram dimm rev 1.1 2 03/2005 ? nanya technology corp. nanya technology corp. reserves the right to change products and specifications without notice. ordering information part number speed organization leads power note m1u51264tu88a0f-5a 84-ball m1u51264tu88a0b-5a 60-ball m1y51264tu88a0b-5a 200mhz (5ns @ cl = 3) ddr2-400 pc2-3200 green m1u51264tu88a0f-37b 84-ball m1u51264tu88a0b-37b 60-ball m1y51264tu88a0b-37b 266mhz (3.7ns @ cl = 4) ddr2-533 pc2-4200 green m1u51264tu88a0f-3c 84-ball m1u51264tu88a0b-3c 60-ball m1y51264tu88a0b-3c 333mhz (3ns @ cl = 5) ddr2-667 pc2-5300 64mx64 gold 1.8v green m1u1g64tu8ha0f-5a 84-ball m1u1g64tu8ha0b-5a 60-ball m1y1g64tu8ha0b-5a 200mhz (5ns @ cl = 3) ddr2-400 pc2-3200 green m1u1g64tu8ha0f-37b 84-ball m1u1g64tu8ha0b-37b 60-ball m1y1g64tu8ha0b-37b 266mhz (3.7ns @ cl = 4) ddr2-533 pc2-4200 green m1u1g64tu8ha0f-3c 84-ball m1u1g64tu8ha0b-3c 60-ball M1Y1G64TU8HA0B-3C 333mhz (3.7ns @ cl = 5) ddr2-667 pc2-5300 128mx64 gold 1.8v green
m1u51264tu88a0f / m1u51264tu88a0b / m1y51264tu88a0b (green) m1u1g64tu8ha0f / m1u1g64tu8ha 0b / m1y1g64tu8ha0b (green) 512mb: 64m x 64 / 1gb: 128m x 64 unbuffered ddr2 sdram dimm rev 1.1 3 03/2005 ? nanya technology corp. nanya technology corp. reserves the right to change products and specifications without notice. pin description ck0, ck0 differential clock inputs dq0-dq63 data input/output cke0, cke1 clock enable cb0-cb7 ecc check bit data input/output ras row address strobe dqs0-dqs8 bidirectional data strobes cas column address strobe dm0-dm8/dqs9-17 input data mask/high data strobes we write enable dqs0 - dqs17 differential data strobes cs0 , cs1 chip selects v dd power (1.8v) a0-a9, a11-a13 address inputs v ref ref. voltage for sstl_18 inputs a10/ap column address input/auto-precharge v ddspd serial eeprom positive power supply ba0, ba1 sdram bank address inputs v ss ground reset reset pin scl serial presence detect clock input odt0, odt1 active termination control lines sda serial presence detect data input/output nc no connect sa0-2 serial presence detect address inputs
m1u51264tu88a0f / m1u51264tu88a0b / m1y51264tu88a0b (green) m1u1g64tu8ha0f / m1u1g64tu8ha 0b / m1y1g64tu8ha0b (green) 512mb: 64m x 64 / 1gb: 128m x 64 unbuffered ddr2 sdram dimm rev 1.1 4 03/2005 ? nanya technology corp. nanya technology corp. reserves the right to change products and specifications without notice. pinout pin front pin front pin front pin back pin back pin back 1 v ref 42 nc 82 v ss 123 dq5 164 nc 204 v ss 2 v ss 43 nc 83 dqs4 124 v ss 165 nc 205 dq38 3 dq0 44 v ss 84 dqs4 125 dm0, dqs9 166 v ss 206 dq39 4 dq1 45 nc 85 v ss 126 dqs9 167 nc 207 v ss 5 v ss 46 nc 86 dq34 127 v ss 168 nc 208 dq44 6 dqs0 47 v ss 87 dq35 128 dq6 169 v ss 209 dq45 7 dqs0 48 nc 88 v ss 129 dq7 170 v ddq 210 v ss 8 v ss 49 nc 89 dq40 130 v ss 171 cke1 211 dm5 9 dq2 50 v ss 90 dq41 131 dq12 172 v dd 212 nc 10 dq3 51 v ddq 91 v ss 132 dq13 173 nc 213 v ss 11 v ss 52 cke0 92 dqs5 133 v ss 174 nc 214 dq46 12 dq8 53 v dd 93 dqs5 134 dm1, dqs10 175 v ddq 215 dq47 13 dq9 54 nc 94 v ss 135 dqs10 176 a12 216 v ss 14 v ss 55 nc 95 dq42 136 v ss 177 a9 217 dq52 15 dqs1 56 v ddq 96 dq43 137 ck1 178 v dd 218 dq53 16 dqs1 57 a11 97 v ss 138 ck1 179 a8 219 v ss 17 v ss 58 a7 98 dq48 139 v ss 180 a6 220 ck2 18 nc 59 v dd 99 dq49 140 dq14 181 v ddq 221 ck2 19 nc 60 a5 100 v ss 141 dq15 182 a3 222 v ss 20 v ss 61 a4 101 sa2 142 v ss 183 a1 223 dm6 21 dq10 62 v ddq 102 nc 143 dq20 184 v dd 224 nc 22 dq11 63 a2 103 v ss 144 dq21 key 225 v ss 23 v ss 64 v dd 104 dqs6 145 v ss 185 ck0 226 dq54 24 dq16 key 105 dqs6 146 dm2 186 ck0 227 dq55 25 dq17 65 v ss 106 v ss 147 nc 187 v dd 228 v ss 26 v ss 66 v ss 107 dq50 148 v ss 188 a0 229 dq60 27 dqs2 67 v dd 108 dq51 149 dq22 189 v dd 230 dq61 28 dqs2 68 nc 109 v ss 150 dq23 190 ba1 231 v ss 29 v ss 69 v dd 110 dq56 151 v ss 191 v ddq 232 dm7 30 dq18 70 a10/ap 111 dq57 152 dq28 192 ras 233 nc 31 dq19 71 ba0 112 v ss 153 dq29 193 cs0 234 v ss 32 v ss 72 v ddq 113 dqs7 154 v ss 194 v ddq 235 dq62 33 dq24 73 we 114 dqs7 155 dm3 195 odt0 236 dq63 34 dq25 74 cas 115 v ss 156 nc 196 a13 237 v ss 35 v ss 75 v ddq 116 dq58 157 v ss 197 v dd 238 v ddspd 36 dqs3 76 cs1 117 dq59 158 dq30 198 v ss 239 sa0 37 dqs3 77 odt1 118 v ss 159 dq31 199 dq36 240 sa1 38 v ss 78 v ddq 119 sda 160 v ss 200 dq37 39 dq26 79 v ss 120 scl 161 nc 201 v ss 40 dq27 80 dq32 121 v ss 162 nc 202 dm4 41 v ss 81 dq33 122 dq4 163 v ss 203 nc
m1u51264tu88a0f / m1u51264tu88a0b / m1y51264tu88a0b (green) m1u1g64tu8ha0f / m1u1g64tu8ha 0b / m1y1g64tu8ha0b (green) 512mb: 64m x 64 / 1gb: 128m x 64 unbuffered ddr2 sdram dimm rev 1.1 5 03/2005 ? nanya technology corp. nanya technology corp. reserves the right to change products and specifications without notice. input/output functional description symbol type polarity function ck0, ck1, ck2 (sstl) positive edge the positive line of the differential pair of sy stem clock inputs which drives the input to the on-dimm pll. all the ddr2 sdram address and control inputs are sampled on the rising edge of their associated clocks. ck0 , ck1 , ck2 (sstl) negative edge the negative line of the differential pair of syst em clock inputs which drives the input to the on-dimm pll. cke0, cke1 (sstl) active high activates the sdram ck signal when high and deactivates the ck signal when low. by deactivating the clocks, cke low initiates the power down mode, or the self refresh mode. cs0 , cs1 (sstl) active low enables the associated sdram command decoder when low and disables the command decoder when high. when the comma nd decoder is disabled, new commands are ignored but previous operations continue. ras , cas , we (sstl) active low when sampled at the positive rising edge of the clock, ras , cas , we define the operation to be executed by the sdram. v ref supply reference voltage for sstl-18 inputs v ddq supply isolated power supply for the ddr sdram out put buffers to provide improved noise immunity odt0, odt1 input active high on-die termination control signals ba0, ba1 (sstl) - selects which sdram bank is to be active. a0 ? a9 a10/ap a11 ? a13 (sstl) - during a bank activate command cycle, a0-a12 defines the row address (ra0-ra12) when sampled at the rising clock edge. during a read or write command cycle, a0-a9, a11 defines the column address (ca0-ca10) when sampled at the rising clock edge. in addition to the column address, ap is used to invoke autoprecharge operation at the end of the burst read or write cycle. if ap is high, autoprecharge is selected and ba0/ba1 define the bank to be precharged. if ap is low, autoprecharge is disabled. during a precharge command cycle, ap is used in conjunction with ba0/ba1 to control which bank(s) to precharge. if ap is high a ll 4 banks will be precharged regardless of the state of ba0/ba1. if ap is low, then ba0/ba1 are used to define which bank to pre-charge. dq0 ? dq63 cb0 ? cb7 (sstl) active high data and check bit input/output pins. check bits are only applicable on the x72 dimm configurations. v dd, v ss supply power and ground for the ddr sdram input buffers and core logic dqs0 ? dqs8 dqs0 ? dqs8 (sstl) negative and positive edge data strobe for input and output data dm0 ? dm8 input active high the data write masks, associated with one data byte. in write mode, dm operates as a byte mask by allowing input data to be written if it is low but blocks the write operation if it is high. in read mode, dm lines have no e ffect. dm8 is associated with check bits cb0-cb7, and is not used on x64 modules. sa0 ? sa2 - address inputs. connected to either v dd or v ss on the system board to configure the serial presence detect eeprom address. sda - this bi-directional pin is used to transfer data into or out of the spd eeprom. a resistor must be connected from the sda bus line to v dd to act as a pull-up. scl - this signal is used to clock data into and out of the spd eeprom. a resistor may be connected from the scl bus time to v dd to act as a pull-up. v ddspd supply serial eeprom positive power supply.
m1u51264tu88a0f / m1u51264tu88a0b / m1y51264tu88a0b (green) m1u1g64tu8ha0f / m1u1g64tu8ha 0b / m1y1g64tu8ha0b (green) 512mb: 64m x 64 / 1gb: 128m x 64 unbuffered ddr2 sdram dimm rev 1.1 6 03/2005 ? nanya technology corp. nanya technology corp. reserves the right to change products and specifications without notice. functional block diagram (512mb, 1 rank, 64mx8 ddr2 sdrams) serial pd a0 a2 a1 scl wp sda sa0 sa2 sa1 serial pd v ddspd v ddq v dd v ref v ss v ddid d0-d8 d0-d8 d0-d8 d0-d8 strap : see note 4 cs0 dm1 dqs1 dqs1 dq8 dq9 dq10 dq15 dq12 dq14 dq13 dq11 cs d1 dqs dqs i/o 0 i/o 1 i/o 6 i/o 5 i/o 4 i/o 3 i/o 2 i/o 7 dm dqs2 dqs2 dq16 dq17 dq18 dq23 dq20 dq22 dq21 dq19 cs d2 dqs dqs i/o 0 i/o 1 i/o 6 i/o 5 i/o 4 i/o 3 i/o 2 i/o 7 dm dm2 dqs3 dqs3 dq24 dq25 dq26 dq31 dq28 dq30 dq29 dq27 cs d3 dqs dqs i/o 0 i/o 1 i/o 6 i/o 5 i/o 4 i/o 3 i/o 2 i/o 7 dm dm3 dm5 dqs5 dqs5 dq40 dq41 dq42 dq47 dq44 dq46 dq45 dq43 cs d5 dqs dqs i/o 0 i/o 1 i/o 6 i/o 5 i/o 4 i/o 3 i/o 2 i/o 7 dm dm6 dqs6 dqs6 dq48 dq49 dq50 dq55 dq52 dq54 dq53 dq51 cs d6 dqs dqs i/o 0 i/o 1 i/o 6 i/o 5 i/o 4 i/o 3 i/o 2 i/o 7 dm dm7 dqs7 dqs7 dq56 dq57 dq58 dq63 dq60 dq62 dq61 dq59 cs d7 dqs dqs i/o 0 i/o 1 i/o 6 i/o 5 i/o 4 i/o 3 i/o 2 i/o 7 dm dqs4 dq32 dq33 dq34 dq39 dq36 dq38 dq37 dq35 cs d4 dqs dqs i/o 0 i/o 1 i/o 6 i/o 5 i/o 4 i/o 3 i/o 2 i/o 7 dm dqs4 dm4 dm0 dqs0 dqs0 dq0 dq1 dq2 dq7 dq4 dq6 dq5 dq3 cs d0 dqs dqs i/o 0 i/o 1 i/o 6 i/o 5 i/o 4 i/o 3 i/o 2 i/o 7 dm ba0-ba1 a0-a13 ras cas cke0 odt0 we a0-a13 : sdrams d0-d8 ba0-ba1 : sdrams d0-d8 ras : sdrams d0-d8 cke : sdrams d0-d8 cas : sdrams d0-d8 odt : sdrams d0-d8 we : sdrams d0-d8 notes : 1. dq-to-i/o wiring may be changed within a byte. 2. dq/dqs/dm/cke/cs relationships are maintained as shown. 3. dq/dqs/ dqs resistors are 22 ohms +/- 5% 4. bax, ax, ras , cas , we resistors are 5.1 ohms +/- 5% 5. address and control resistors are 22 ohms +/- 5%
m1u51264tu88a0f / m1u51264tu88a0b / m1y51264tu88a0b (green) m1u1g64tu8ha0f / m1u1g64tu8ha 0b / m1y1g64tu8ha0b (green) 512mb: 64m x 64 / 1gb: 128m x 64 unbuffered ddr2 sdram dimm rev 1.1 7 03/2005 ? nanya technology corp. nanya technology corp. reserves the right to change products and specifications without notice. functional block diagram (1gb, 2 rank, 64mx8 ddr2 sdrams) serial pd a0 a2 a1 scl wp sda sa0 sa2 sa1 serial pd v ddspd v ddq v dd v ref v ss v ddid d0-d8 d0-d8 d0-d8 d0-d8 strap : see note 4 cs0 notes : 1. dq-to-i/o wiring may be changed within a byte. 2. dq/dqs/dm/cke/cs relationships are maintained as shown. 3. dq/dqs/ dqs resistors are 22 ohms +/- 5% 4. bax, ax, ras , cas , we resistors are 5.1 ohms +/- 5% 5. address and control resistors are 22 ohms +/- 5% dm1 dqs1 dqs1 dq8 dq9 dq10 dq15 dq12 dq14 dq13 dq11 dqs2 dqs2 dq16 dq17 dq18 dq23 dq20 dq22 dq21 dq19 dm2 dqs3 dqs3 dq24 dq25 dq26 dq31 dq28 dq30 dq29 dq27 dm3 dm0 dqs0 dqs0 dq0 dq1 dq2 dq7 dq4 dq6 dq5 dq3 dm5 dqs5 dqs5 dq40 dq41 dq42 dq47 dq44 dq46 dq45 dq43 cs d5 dqs dqs i/o 0 i/o 1 i/o 6 i/o 5 i/o 4 i/o 3 i/o 2 i/o 7 dm dm6 dqs6 dqs6 dq48 dq49 dq50 dq55 dq52 dq54 dq53 dq51 cs d6 dqs dqs i/o 0 i/o 1 i/o 6 i/o 5 i/o 4 i/o 3 i/o 2 i/o 7 dm dm7 dqs7 dqs7 dq56 dq57 dq58 dq63 dq60 dq62 dq61 dq59 cs d7 dqs dqs i/o 0 i/o 1 i/o 6 i/o 5 i/o 4 i/o 3 i/o 2 i/o 7 dm dqs4 dq32 dq33 dq34 dq39 dq36 dq38 dq37 dq35 cs d4 dqs dqs i/o 0 i/o 1 i/o 6 i/o 5 i/o 4 i/o 3 i/o 2 i/o 7 dm dqs4 dm4 cs d1 dqs dqs i/o 0 i/o 1 i/o 6 i/o 5 i/o 4 i/o 3 i/o 2 i/o 7 dm cs d2 dqs dqs i/o 0 i/o 1 i/o 6 i/o 5 i/o 4 i/o 3 i/o 2 i/o 7 dm cs d3 dqs dqs i/o 0 i/o 1 i/o 6 i/o 5 i/o 4 i/o 3 i/o 2 i/o 7 dm cs d0 dqs dqs i/o 0 i/o 1 i/o 6 i/o 5 i/o 4 i/o 3 i/o 2 i/o 7 dm cs d9 dqs dqs i/o 0 i/o 1 i/o 6 i/o 5 i/o 4 i/o 3 i/o 2 i/o 7 dm cs d10 dqs dqs i/o 0 i/o 1 i/o 6 i/o 5 i/o 4 i/o 3 i/o 2 i/o 7 dm cs d11 dqs dqs i/o 0 i/o 1 i/o 6 i/o 5 i/o 4 i/o 3 i/o 2 i/o 7 dm cs d8 dqs dqs i/o 0 i/o 1 i/o 6 i/o 5 i/o 4 i/o 3 i/o 2 i/o 7 dm cs d13 dqs dqs i/o 0 i/o 1 i/o 6 i/o 5 i/o 4 i/o 3 i/o 2 i/o 7 dm cs d14 dqs dqs i/o 0 i/o 1 i/o 6 i/o 5 i/o 4 i/o 3 i/o 2 i/o 7 dm cs d15 dqs dqs i/o 0 i/o 1 i/o 6 i/o 5 i/o 4 i/o 3 i/o 2 i/o 7 dm cs d12 dqs dqs i/o 0 i/o 1 i/o 6 i/o 5 i/o 4 i/o 3 i/o 2 i/o 7 dm ba0-ba1 a0-a13 ras cas cke0 we a0-a13 : sdrams d0-d17 ba0-ba1 : sdrams d0-d17 ras : sdrams d0-d17 cke : sdrams d0-d8 cas : sdrams d0-d17 we : sdrams d0-d17 cke1 cke : sdrams d9-d17 odt0 odt : sdrams d0-d8 odt1 odt : sdrams d9-d17 cs1
m1u51264tu88a0f / m1u51264tu88a0b / m1y51264tu88a0b (green) m1u1g64tu8ha0f / m1u1g64tu8ha 0b / m1y1g64tu8ha0b (green) 512mb: 64m x 64 / 1gb: 128m x 64 unbuffered ddr2 sdram dimm rev 1.1 8 03/2005 ? nanya technology corp. nanya technology corp. reserves the right to change products and specifications without notice. serial presence detect ? part 1 of 2 (512mb) 64mx64 1 bank unbuffered ddr2 sdram dimm based on 64mx8, 4banks, 8k refresh, 1.8v ddr2 sdrams with spd spd entry value serial pd data entry (hexadecimal) note byte description ddr2 -400 (-5a) ddr2 -533 (-37b) ddr2 -667 (-3c) ddr2 -400 (-5a) ddr2 -533 (-37b) ddr2 -667 (-3c) 0 number of serial pd bytes written during production 128 80 1 total number of bytes in serial pd device 256 08 2 fundamental memory type ddr2-sdram 08 3 number of row addresses on assembly 14 0e 4 number of column addresses on assembly 10 0a 5 number of dimm bank, package, and height 1 rank, height=30mm 60 6 data width of this assembly x64 40 7 reserved undefined 00 8 voltage interface level of this assembly sstl_1.8v 05 9 ddr2 sdram device cycle time at maximum support cas latency cl=5 5ns 3.7ns 3ns 50 3d 30 10 ddr2 sdram device access time (t ac ) from clock at cl=5 0.6ns 0.5ns 0.45ns 60 50 45 11 dimm configuration type non ? ecc 00 12 refresh rate/type 7.8 s/self 82 13 primary ddrii sdram width x8 08 14 error checking ddrii sdram device width n/a 00 15 reserved undefined 00 16 ddr2 sdram device attributes: burst length supported 4,8 0c 17 ddr2 sdram device attributes: number of device banks 4 04 18 ddr2 sdram device attributes: cas latencies supported 3/4/5 38 19 reserved undefined 00 20 ddr2 sdram dimm type information regular udimm (133.35mm) 02 21 ddr2 sdram module attributes: normal dimm 00 22 ddr2 sdram device attributes: g eneral support weak driver 01 01 13 23 minimum clock cycle at cl=4 5ns 3.75ns 3.75ns 50 3d 3d 24 maximum data access time (t ac ) from clock at cl=4 0.6ns 0.5ns 0.5ns 60 50 50 25 minimum clock cycle time at cl=3 5ns 50 26 maximum data access time (t ac ) from clock at cl=3 0.6ns 60 27 minimum row precharge time (t rp ) 15ns 3c 28 minimum row active to row active delay (t rrd ) 7.5ns 1e 29 minimum ras to cas delay (t rcd ) 15ns 3c 30 minimum active to precharge time (t ras ) 45ns 2d 31 module bank density 512mb 80 32 address and command input setup time before clock (t is ) 0.35ns 0.25ns 0.2ns 35 25 20 33 address and command input hold time after clock (t ih ) 0.475ns 0.375ns 0.2ns 47 37 32 34 data input setup time before clock (t ds ) 0.15ns 0.1ns 0.05ns 15 10 05 35 data input hold time after clock (t dh ) 0.275ns 0.225ns 0.175ns 27 22 17 36 write recovery time (t wr ) 15ns 3c 37 internal write to read command delay (t wtr ) 10ns 7.5ns 7.5ns 28 1e 1e 38 internal read to precharge command delay (t rtp ) 7.5ns 1e 39 memory analysis probe characteristics undefined 00
m1u51264tu88a0f / m1u51264tu88a0b / m1y51264tu88a0b (green) m1u1g64tu8ha0f / m1u1g64tu8ha 0b / m1y1g64tu8ha0b (green) 512mb: 64m x 64 / 1gb: 128m x 64 unbuffered ddr2 sdram dimm rev 1.1 9 03/2005 ? nanya technology corp. nanya technology corp. reserves the right to change products and specifications without notice. serial presence detect ? part 2 of 2 (512mb) 64mx64 1 bank unbuffered ddr2 sdram dimm based on 64mx8, 4banks, 8k refresh, 1.8v ddr2 sdrams with spd spd entry value serial pd data entry (hexadecimal) byte description ddr2 -400 (-5a) ddr2 -533 (-37b) ddr2 -667 (-3c) ddr2 -400 (-5a) ddr2 -533 (-37b) ddr2 -667 (-3c) note 40 extension of byte 41 t rc and byte 42 t rfc the number below a decimal point of t rc and t rfc are 0, t rfc is less than 256ns 00 41 minimum core cycle time (t rc ) 60ns 3c 42 min. auto refresh command cycle time (t rfc ) 105ns 69 43 maximum clock cycle time (t ck max) 8ns 80 44 max. dqs-dq skew factor (t qhs ) 0.35ns 0.3ns 0.25ns 23 1e 19 45 read data hold skew factor (t qhs ) 0.45ns 0.4ns 0.35ns 2d 28 23 46 pll relock time n/a 00 47 ? xx idd in spd undefined 00 xx -61 reserved undefined 00 62 spd revision 1.0 10 63 checksum data checksum data 34 b0 80 64-71 manufacturer?s jedec id code nanya 7f7f7f0b00000000 72 module manufacturing locat ion manufacturing code -- 73-92 module part number module part number in ascii -- 93-255 reserved undefined --
m1u51264tu88a0f / m1u51264tu88a0b / m1y51264tu88a0b (green) m1u1g64tu8ha0f / m1u1g64tu8ha 0b / m1y1g64tu8ha0b (green) 512mb: 64m x 64 / 1gb: 128m x 64 unbuffered ddr2 sdram dimm rev 1.1 10 03/2005 ? nanya technology corp. nanya technology corp. reserves the right to change products and specifications without notice. serial presence detect -- part 1 of 2 (1gb) 128mx64 2 banks unbuffered ddr2 sdram dimm based on 64mx8, 4banks, 8k refresh, 1.8v ddr2 sdrams with spd spd entry value serial pd data entry (hexadecimal) note byte description ddr2 -400 (-5a) ddr2 -533 (-37b) ddr2 -667 (-3c) ddr2 -400 (-5a) ddr2 -533 (-37b) ddr2 -667 (-3c) 0 number of serial pd bytes written during production 128 80 1 total number of bytes in serial pd device 256 08 2 fundamental memory type ddr2-sdram 08 3 number of row addresses on assembly 14 0e 4 number of column addresses on assembly 10 0a 5 number of dimm bank, package, and height 2 rank, height=30mm 61 6 data width of this assembly x64 40 7 reserved undefined 00 8 voltage interface level of this assembly sstl_1.8v 05 9 ddr2 sdram device cycle time at maximum support cas latency cl=5 5ns 3.75ns 3ns 50 3d 30 10 ddr2 sdram device access time (t ac ) from clock at cl=5 0.6ns 0.5ns 0.45ns 60 50 45 11 dimm configuration type non - ecc 00 12 refresh rate/type 7.8 s/self 82 13 primary ddrii sdram width x8 08 14 error checking ddrii sdram device width n/a 00 15 reserved undefined 00 16 ddr2 sdram device attributes: burst length supported 4,8 0c 17 ddr2 sdram device attributes: number of device banks 4 04 18 ddr2 sdram device attributes: cas latencies supported 3/4/5 38 19 reserved undefined 00 20 ddr2 sdram dimm type information regular udimm (133.35mm) 02 21 ddr2 sdram module attributes: normal dimm 00 22 ddr2 sdram device attributes: g eneral support weak driver 01 01 13 23 minimum clock cycle at cl=4 5ns 3.7ns 3.75ns 50 3d 3d 24 maximum data access time (t ac ) from clock at cl=4 0.6ns 0.5ns 0.5ns 60 50 50 25 minimum clock cycle time at cl=3 5ns 50 26 maximum data access time (t ac ) from clock at cl=3 0.6ns 60 27 minimum row precharge time (t rp ) 15ns 3c 28 minimum row active to row active delay (t rrd ) 7.5ns 1e 29 minimum ras to cas delay (t rcd ) 15ns 3c 30 minimum active to precharge time (t ras ) 45ns 2d 31 module bank density 512mb 80 32 address and command input setup time before clock (t is ) 0.35ns 0.25ns 0.2ns 35 25 20 33 address and command input hold time after clock (t ih ) 0.475ns 0.375ns 0.325ns 47 37 32 34 data input setup time before clock (t ds ) 0.15ns 0.1ns 0.05ns 15 10 05 35 data input hold time after clock (t dh ) 0.275ns 0.225ns 0.175ns 27 22 17 36 write recovery time (t wr ) 15ns 3c 37 internal write to read command delay (t wtr ) 10ns 7.5ns 7.5ns 28 1e 1e 38 internal read to precharge command delay (t rtp ) 7.5ns 1e
m1u51264tu88a0f / m1u51264tu88a0b / m1y51264tu88a0b (green) m1u1g64tu8ha0f / m1u1g64tu8ha 0b / m1y1g64tu8ha0b (green) 512mb: 64m x 64 / 1gb: 128m x 64 unbuffered ddr2 sdram dimm rev 1.1 11 03/2005 ? nanya technology corp. nanya technology corp. reserves the right to change products and specifications without notice. serial presence detect -- part 2 of 2 (1gb) 128mx64 2 banks unbuffered ddr2 sdram dimm based on 64mx8, 4banks, 8k refresh, 1.8v ddr2 sdrams with spd spd entry value serial pd data entry (hexadecimal) byte description ddr2 -400 (-5a) ddr2 -533 (-37b) ddr2 -667 (-3c) ddr2 -400 (-5a) ddr2 -533 (-37b) ddr2 -667 (-3c) note 39 memory analysis probe characteristics undefined 00 40 extension of byte 41 t rc and byte 42 t rfc the number below a decimal point of t rc and t rfc are 0, t rfc is less than 256ns 00 41 minimum core cycle time (t rc ) 60ns 3c 42 min. auto refresh command cycle time (t rfc ) 105ns 69 43 maximum clock cycle time (t ck max) 8ns 80 44 max. dqs-dq skew factor (t dqs ) 0.35ns 0.3ns 0.25ns 23 1e 19 45 read data hold skew factor (t qhs ) 0.45ns 0.4ns 0.35ns 2d 28 23 46 pll relock time n/a 00 47 - xx idd in spd undefined 00 xx -61 reserved undefined 00 62 spd revision 1.0 10 63 checksum data checksum data 35 b1 81 64-71 manufacturer?s jedec id code nanya 7f7f7f0b00000000 72 module manufacturing locat ion manufacturing code -- 73-92 module part number module part number in ascii -- 93-255 reserved undefined --
m1u51264tu88a0f / m1u51264tu88a0b / m1y51264tu88a0b (green) m1u1g64tu8ha0f / m1u1g64tu8ha 0b / m1y1g64tu8ha0b (green) 512mb: 64m x 64 / 1gb: 128m x 64 unbuffered ddr2 sdram dimm rev 1.1 12 03/2005 ? nanya technology corp. nanya technology corp. reserves the right to change products and specifications without notice. absolute maximum ratings symbol parameter rating units v in , v out voltage on i/o pins relative to vss -0.5 to v ddq +0.5 v v in voltage on input relative to vss -0.5 to +2.3 v v dd voltage on vdd supply relative to vss -0.5 to +2.3 v v ddq voltage on vddq supply relative to vss -0.5 to +2.3 v t a operating temperature (ambient) 0 to +70 c t stg storage temperature (plastic) -55 to +100 c note : stresses greater than those listed under ?absolute maximum ratings? may cause permanent dam age to the device. this is stress rating only, and functional operation of the device at t hese or any other conditions abov e those indicated in the operat ional sections of this specification is not im plied. exposure to absolute maximum rating co nditions for extended periods may affect r eliability.
m1u51264tu88a0f / m1u51264tu88a0b / m1y51264tu88a0b (green) m1u1g64tu8ha0f / m1u1g64tu8ha 0b / m1y1g64tu8ha0b (green) 512mb: 64m x 64 / 1gb: 128m x 64 unbuffered ddr2 sdram dimm rev 1.1 13 03/2005 ? nanya technology corp. nanya technology corp. reserves the right to change products and specifications without notice. dc electrical characteristics and operating conditions (ta = 0 c ~ 70 c; v ddq = 1.8v 0.1v; v dd = 1.8v 0.1v, see ac characteristics) symbol parameter min max units notes v dd supply voltage 1.7 1.9 v 1 v ddq i/o supply voltage 1.7 1.9 v 1 v ss , v ssq supply voltage, i/o supply voltage 0 0 v v ref i/o reference voltage 0.49 x v ddq 0.51 x v ddq v 1, 2 v ih (dc) input high (logic1) voltage v ref + 0.125 v ddq + 0.3 v 1 v il (dc) input low (logic0) voltage -0.3 v ref - 0.125 v 1 note: 1. inputs are not recognized as valid until v ref stabilizes. 2. v ref is expected to be equal to 0.5 v ddq of the transmitting device, and to track variations in the dc level of the same. peak-to-peak noise on v ref may not exceed 2% of the dc value
m1u51264tu88a0f / m1u51264tu88a0b / m1y51264tu88a0b (green) m1u1g64tu8ha0f / m1u1g64tu8ha 0b / m1y1g64tu8ha0b (green) 512mb: 64m x 64 / 1gb: 128m x 64 unbuffered ddr2 sdram dimm rev 1.1 14 03/2005 ? nanya technology corp. nanya technology corp. reserves the right to change products and specifications without notice. operating, standby, and refresh currents t a = 0 c ~ 70 c; v ddq = v dd = 1.8v 0.1v (512mb, 1 rank, 64mx8 ddr2 sdrams) symbol parameter/condition pc2-3200 (-5a) pc2-4200 (-37b) pc2-5300 (-3c) unit notes i dd0 operating current: one bank; active/precharge; t rc = t rc (min); t ck = t ck (min); dq, dm, and dqs inputs changing twice per clock cycle; address and control inputs changing once per clock cycle 450 520 tbd ma 1, 2 i dd1 operating current: one bank; active/read/precharge; burst = 2; t rc = t rc (min); cl=2.5; t ck = t ck (min); i out = 0ma; address and control inputs changing once per clock cycle 480 600 tbd ma 1, 2 i dd2p precharge power-down standby current: all banks idle; power-down mode; cke v il (max); t ck = t ck (min) 30 30 tbd ma 1, 2 i dd2n idle standby current: cs v ih (min); all banks idle; cke v ih (min) ; t ck = t ck (min); address and control inputs changing once per clock cycle 260 320 tbd ma 1, 2 i dd3p active power-down standby current: one bank active; power-down mode; cke v il (max); t ck = t ck (min) 100 130 tbd ma 1, 2 i dd3n active standby current: one bank; active/precharge; cs v ih (min); cke v ih (min); t rc = t ras (max) ; t ck = t ck (min) ; dq, dm, and dqs inputs changing twice per clock cycle; address and control inputs changing once per clock cycle 280 320 tbd ma 1, 2 i dd4r operating current: one bank; burst = 2; reads; continuous burst; address and control inputs changing once per clock cycle; dq and dqs outputs changing twice per clock cycle; cl = 2.5; t ck = t ck (min); i out = 0ma 565 720 tbd ma 1, 2 i dd4w operating current: one bank; burst = 2; writes; continuous burst; address and control inputs changing once per clock cycle; dq and dqs inputs changing twice per clock cycle; cl=2.5; t ck = t ck (min) 600 760 tbd ma 1, 2 i dd5 auto-refresh current: t rc = t rfc (min) 965 1050 tbd ma 1, 2 i dd6 self-refresh current: cke 0.2v 32 32 tbd ma 1, 2 i dd7 operating current: four bank; four bank interleaving with bl = 4, address and control inputs randomly changing; 50% of data changing at every transfer; t rc = t rc (min); i out = 0ma. 1050 1110 tbd ma 1, 2 note: 1. v ddq =1.8v 0.1v, v dd =1.8v 0.1v 2. i dd specifications are tested after the device is properly initialized and odt disabled.
m1u51264tu88a0f / m1u51264tu88a0b / m1y51264tu88a0b (green) m1u1g64tu8ha0f / m1u1g64tu8ha 0b / m1y1g64tu8ha0b (green) 512mb: 64m x 64 / 1gb: 128m x 64 unbuffered ddr2 sdram dimm rev 1.1 15 03/2005 ? nanya technology corp. nanya technology corp. reserves the right to change products and specifications without notice. operating, standby, and refresh currents t a = 0 c ~ 70 c; v ddq = v dd = 1.8v 0.1v (1gb, 2 ranks, 64mx8 ddr2 sdrams) symbol parameter/condition pc2-3200 (-5a) pc2-4200 (-37b) pc2-5300 (-3c) unit notes i dd0 operating current: one bank; active/precharge; t rc = t rc (min); t ck = t ck (min); dq, dm, and dqs inputs changing twice per clock cycle; address and control inputs changing once per clock cycle 475 550 tbd ma 1, 2 i dd1 operating current: one bank; active/read/precharge; burst = 2; t rc = t rc (min); cl=2.5; t ck = t ck (min); i out = 0ma; address and control inputs changing once per clock cycle 520 630 tbd ma 1, 2 i dd2p precharge power-down standby current: all banks idle; power-down mode; cke v il (max); t ck = t ck (min) 60 60 tbd ma 1, 2 i dd2n idle standby current: cs v ih (min); all banks idle; cke v ih (min) ; t ck = t ck (min); address and control inputs changing once per clock cycle 520 640 tbd ma 1, 2 i dd3p active power-down standby current: one bank active; power-down mode; cke v il (max); t ck = t ck (min) 200 260 tbd ma 1, 2 i dd3n active standby current: one bank; active/precharge; cs v ih (min); cke v ih (min); t rc = t ras (max) ; t ck = t ck (min) ; dq, dm, and dqs inputs changing twice per clock cycle; address and control inputs changing once per clock cycle 560 650 tbd ma 1, 2 i dd4r operating current: one bank; burst = 2; reads; continuous burst; address and control inputs changing once per clock cycle; dq and dqs outputs changing twice per clock cycle; cl = 2.5; t ck = t ck (min); i out = 0ma 600 750 tbd ma 1, 2 i dd4w operating current: one bank; burst = 2; writes; continuous burst; address and control inputs changing once per clock cycle; dq and dqs inputs changing twice per clock cycle; cl=2.5; t ck = t ck (min) 680 800 tbd ma 1, 2 i dd5 auto-refresh current: t rc = t rfc (min) 1000 1060 tbd ma 1, 2 i dd6 self-refresh current: cke 0.2v 65 65 tbd ma 1, 2 i dd7 operating current: four bank; four bank interleaving with bl = 4, address and control inputs randomly changing; 50% of data changing at every transfer; t rc = t rc (min); i out = 0ma. 1060 1160 tbd ma 1, 2 note: 1. v ddq =1.8v 0.1v, v dd =1.8v 0.1v 2. i dd specifications are tested after the devic e is properly initialized and odt disabled
m1u51264tu88a0f / m1u51264tu88a0b / m1y51264tu88a0b (green) m1u1g64tu8ha0f / m1u1g64tu8ha 0b / m1y1g64tu8ha0b (green) 512mb: 64m x 64 / 1gb: 128m x 64 unbuffered ddr2 sdram dimm rev 1.1 16 03/2005 ? nanya technology corp. nanya technology corp. reserves the right to change products and specifications without notice. ac timing specifications for ddr2 sdram devices used on module (ta = 0 c ~ 70 c; v ddq = 1.8v 0.1v; v dd = 1.8v 0.1v, see ac characteristics) (part 1 of 2) -5a -37b -3c symbol parameter min. max. min. max. min. max. unit t ac dq output access time from ck/ ck -0.6 +0.6 -0.5 +0.5 -0.45 +0.45 ns t dqsck dqs output access time from ck/ ck -0.5 +0.5 -0.45 +0.45 -0.4 +0.4 ns t ch ck high-level width 0.45 0.55 0.45 0.55 0.45 0.55 t ck t cl ck low-level width 0.45 0.55 0.45 0.55 0.45 0.55 t ck t hp minimum half clk period for any given cycle; defined by clk high (t ch) or clk low (t cl ) time t ch or t cl t ch or t cl t ch or t cl t ck t ck cl=3 5 8 3.75 8 3 8 ns t ck clock cycle time cl=4, 5 5 8 3.75 8 3 8 ns t dh dq and dm input hold time 0.275 0.225 0.175 ns t ds dq and dm input setup time 0.15 0.1 0.1 ns t ipw input pulse width 0.6 0.6 0.6 ns t dipw dq and dm input pulse width (each input) 0.35 0.35 0.35 ns t hz data-out high-impedance time from ck/ ck t ac (max) t ac (max) t ac ns t lz data-out low-impedance time from ck/ ck 2t ac (min) t ac (max) 2t ac (min) t ac (max) t ac ns t dqsq dqs-dq skew (dqs & associated dq signals) 0.35 0.3 0.24 ns t qhs data hold skew factor 0.45 0.4 0.34 ns t qh data output hold time from dqs t hp - t qhs t hp - t qhs t hp - t qhs t ck t dqss write command to 1st dqs latching transition -0.25 +0.25 -0.25 +0.25 -0.25 +0.25 t ck t dqsl ,(h) dqs input low (high) pulse width (write cycle) 0.35 0.35 0.35 t ck t dss dqs falling edge to ck setup time (write cycle) 0.2 0.2 0.2 t ck t dsh dqs falling edge hold time from ck (write cycle) 0.2 0.2 0.2 t ck t mrd mode register set command cycle time 2 2 2 t ck t wpst write postamble 0.4 0.6 0.4 0.6 0.4 0.6 t ck t wpre write preamble 0.35 0.35 0.35 t ck t ih address and control input hold time 0.475 0.375 0.275 ns t is address and control input setup time 0.35 0.25 0.2 ns t rpre read preamble 0.9 1.1 0.9 1.1 0.9 1.1 t ck t rpst read postamble 0.4 0.6 0.4 0.6 0.4 0.6 t ck t ras active to precharge command 45 120,000 40 120,000 45 120,000 ns t rrd active bank a to active bank b command 7.5 7.5 7.5 ns t ccd cas to cas 2 2 2 t ck
m1u51264tu88a0f / m1u51264tu88a0b / m1y51264tu88a0b (green) m1u1g64tu8ha0f / m1u1g64tu8ha 0b / m1y1g64tu8ha0b (green) 512mb: 64m x 64 / 1gb: 128m x 64 unbuffered ddr2 sdram dimm rev 1.1 17 03/2005 ? nanya technology corp. nanya technology corp. reserves the right to change products and specifications without notice. ac timing specifications for ddr2 sdram devices used on module (ta = 0 c ~ 70 c; v ddq = 1.8v 0.1v; v dd = 1.8v 0.1v, see ac characteristics) (part 2 of 2) -5a -37b -3c symbol parameter min. max. min. max. min. max. unit t wr write recovery time 15 15 15 ns t dal auto precharge write recovery + precharge time t wr +t rp t wr +t rp t wr +t rp t ck t wtr internal write to read command delay 10 7.5 7.5 t ck t rtp internal read to precharge command delay 7.5 7.5 7.5 ns t xsnr exit self refresh to a non-read command t rfc +10 t rfc +10 t rfc +10 ns t xsrd exit self refresh to a read command 200 200 200 t ck t xp exit precharge power down to any non- read command 2 2 2 t ck t xard exit active power down to read command 2 2 2 t ck t xards exit active power down to read command 6-al 6-al 7-al t ck t cke cke minimum pulse width 3 3 3 t ck t aond odt turn-on delay 2 2 2 t ck t aon odt turn-on t ac (min) t ac (max) +1 t ac (min) t ac (max) +1 t ac (min) t ac (max) +0.7 t ck t aonpd odt turn-on (power down mode) t ac (min) +2 2t ck + t ac (max) +1 t ac (min) +2 2t ck + t ac (max) +1 t ac (min) +2 2t ck + t ac (max) +1 t ck t aofd odt turn-off delay 2.5 2.5 2.5 t ck t aof odt turn-off t ac (min) t ac (max) +0.6 t ac (min) t ac (max) +0.6 t ac (min) t ac (max) +0.6 ns t aofpd odt turn-off (power down mode) t ac (min) +2 2.5t ck + t ac (max) +1 t ac (min) +2 2.5t ck + t ac (max) +1 t ac (min) +2 2.5t ck + t ac (max) +1 ns t anpd odt to power down entry latency 3 3 3 t ck t axpd odt power down exit latency 8 8 8 t ck t oit ocd drive mode output delay 0 12 0 12 0 12 ns t delay minimum time clocks remains on after cke asynchronously drops low t is + t ck + t ih t is + t ck + t ih t is + t ck + t ih ns t rcd active to read or write delay 15 15 12 ns t rp precharge command period 15 15 12 ns t refi average periodic refresh interval 7.8 7.8 7.8 us
m1u51264tu88a0f / m1u51264tu88a0b / m1y51264tu88a0b (green) m1u1g64tu8ha0f / m1u1g64tu8ha 0b / m1y1g64tu8ha0b (green) 512mb: 64m x 64 / 1gb: 128m x 64 unbuffered ddr2 sdram dimm rev 1.1 18 03/2005 ? nanya technology corp. nanya technology corp. reserves the right to change products and specifications without notice. package dimensions (512mb, 1 rank, 64mx8 ddr sdrams) front 1.50 detail a 0.039 detail b 0.8 width back 0.059 3.80 0.15 0.157 4.00 0.031 1.00 pitch detail a detail b 0.098 2.5 10.0 0.394 133.35 131.35 128.95 5.250 5.171 5.077 17.80 3.0 0.118 0.700 30.00 1.180 (2x) 4.00 0.157 note: all dimensions are typical with tolerances of +/- 0.15 (0.006) unless otherwise stated. units: millimeters (inches) side 3.81 (front) 1.27 0.125 max. 0.050
m1u51264tu88a0f / m1u51264tu88a0b / m1y51264tu88a0b (green) m1u1g64tu8ha0f / m1u1g64tu8ha 0b / m1y1g64tu8ha0b (green) 512mb: 64m x 64 / 1gb: 128m x 64 unbuffered ddr2 sdram dimm rev 1.1 19 03/2005 ? nanya technology corp. nanya technology corp. reserves the right to change products and specifications without notice. package dimensions (1gb, 2 rank, 64mx8 ddr sdrams) front 1.50 detail a 0.039 detail b 0.8 width back 0.059 3.80 0.15 0.157 4.00 0.031 1.00 pitch detail a detail b 0.098 2.5 10.0 0.394 133.35 131.35 128.95 5.250 5.171 5.077 17.80 3.0 0.118 0.700 30.00 1.180 (2x) 4.00 0.157 note: all dimensions are typical with tolerances of +/- 0.15 (0.006) unless otherwise stated. units: millimeters (inches) side 4.00 (front) 1.27 0.157 max. 0.050
m1u51264tu88a0f / m1u51264tu88a0b / m1y51264tu88a0b (green) m1u1g64tu8ha0f / m1u1g64tu8ha 0b / m1y1g64tu8ha0b (green) 512mb: 64m x 64 / 1gb: 128m x 64 unbuffered ddr2 sdram dimm rev 1.1 20 03/2005 ? nanya technology corp. nanya technology corp. reserves the right to change products and specifications without notice. revision log rev date modification 0.1 01/2004 preliminary release 1.0 01/2005 added i dd values 1.1 03/2005 added ddr2-667 spec.

▲Up To Search▲

Price & Availability of M1Y1G64TU8HA0B-3C

	To Download M1Y1G64TU8HA0B-3C Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .